

Addressing the Software and Hardware Trade-offs of an Embedded Distributed System: The case of the ANTARES Data Acquisition and Detector Control

Shebli Anvar*, on behalf of the ANTARES Collaboration
* Dapnia/Sédi – CEA Saclay – F-91191 Gif-sur-Yvette, France

Abstract—ANTARES is an astroparticle project featuring a neutrino telescope for the observation of violent phenomena in the universe. It is based on 900 photomultipliers detecting the Cerenkov light emitted by upward going muons as a signature of muon-neutrino interactions in the matter below the detector. The photomultipliers are organized as triplets into a network of 300 detection nodes spread over a volume of 30 000 000 m³ at 2500 m underwater, calling for an offshore embedded and highly distributed data acquisition system, relayed by an onshore computing farm for triggering and storage. The technical challenges and trade-offs stemming from the reliability constraints and intrinsic complexity of such a system could not be addressed without resorting to specific, state-of-the-art electronics and software design technologies. In this paper, we present the system’s performance needs and constraints, and discuss the effective solutions that were imagined and their relevance to large-scale embedded distributed systems that will make the future of astroparticle and high energy physics experiments.

I. INTRODUCTION

THE ANTARES telescope is designed to serve as a cosmic neutrino detector for astroparticle research [1]. The idea is to detect Cerenkov light emitted by the superluminal muon that is created through the interaction of any high-energy neutrino with matter and reconstruct the energy and the trajectory of the neutrino. The system must be wide enough to be able to reconstruct trajectories with sub-degree accuracy. As other neutrino experiments [5] [6] [7], the ANTARES detector must reside in a transparent material medium whose refraction index allows for the emission of Cerenkov light, namely solid or liquid water. At the same time, in order for the medium to shield the system from atmospheric muons, the ANTARES detector will reside at 2500 meters under the Mediterranean Sea. The detection of the Cerenkov light is achieved through photomultipliers sampled by arrays of a specific ASIC called the ARS1 [2]. The so-called “Offshore

DAQ” is the acquisition system in charge of reading out the digitized data produced by these ASICs throughout the whole detector and transmitting them to a computing farm on the shore through fibers inside a submarine cable. The offshore system presents performance challenges together with specific constraints due to its situation at 2500 m under the sea level.

Section II is devoted to the description of the main requirements and constraints of the offshore DAQ and the type of solution this entails. In section III, the DAQ boards and the functions they achieve are described, together with the DAQ network topology. Section IV is more specifically devoted to the offshore software and its design principles. In section V, as a conclusion, we propose to extend the principles we have used in the design of the ANTARES DAQ system to HEP and “big science” instrumentation systems in general.

II. CONSTRAINTS AND REQUIREMENTS

A. The Physical Distribution of Detectors

1) Cable Flexibility vs Reliability

The topology of the offshore part of the network is a compromise resulting from constraints on reliability, robustness and mechanical space: a daisy chain minimizes space occupation (fewer cables) but knocks down reliability as the failure of one node in the chain would result in the loss of at least all higher nodes. Consequently, a full star topology would be preferable in terms of robustness and reliability, but such a scheme would entail too thick and rigid an electro-mechanical cable (EMC): the EMC must be flexible enough for the string to be stacked on boat for sea operations. The right compromise is therefore a tree topology: each string is considered as a tree of 5 substrings of 5 nodes each (Fig. 1). A substring is called a “sector”.

The data flow coming from the nodes of one sector is concentrated in one of the sector nodes called the “Master LCM”. From that point on, the data is transmitted through one fiber to the bottom of the string and then to the shore stations through “Dense Wavelength Division Multiplexing” (DWDM) as if on a dedicated single fiber.

Manuscript received June 15, 2005.

S. Anvar is with the Dapnia Laboratory of research into the fundamental laws of the Universe, CEA Saclay, F-91191 Gif-sur-Yvette, France (phone: +33 169087832; fax: +33 169083147; e-mail: shebli.anvar@cea.fr).

2) Bandwidth Constraints


According to simulations and measurement campaigns, the total average data flow through one LCM (i.e. 3 optical modules sampled by 6 ARS1 chips) is expected to be as much as ~ 21 Mb/s, the main source of this data rate being the natural ^{40}K radioactivity of sea water. Moreover, mainly because of bioluminescence, this data rate is expected to undergo large fluctuations leading to peak rates of up to ~ 150 Mb/s. The system must therefore be able to absorb such fluctuations while sustaining the average throughput. If we consider today's COTS network components, we are naturally led to use 100 Mb/s Ethernet on each LCM for data output.

3) Space And Power Consumption Limitations

The LCM cylindrical container includes a custom electronic crate featuring circular board of ~ 12 cm in diameter. Interconnection between boards is made through a custom backplane. The crate contains about 15 boards, including (e.g. ARS1 boards, acoustic positioning, power, etc.) The overall available power is ~ 35 W. Moreover, since there cannot be any ventilation system, heat dissipation takes place through conduction only. The LCM container is made of titanium, which is a poor thermal conductor. Since the MTBF of electronic components is a decreasing function of temperature,

it is therefore imperative that heat dissipation is kept at a minimum. Both space limitation and MTBF maximization calls for as much integration of components as possible. This consideration has led us to the use of embedded processors that integrate many I/O capabilities. These capabilities make it possible for the processor to also carry out slow control activities. As a consequence, the main DAQ board also supports the LCM slow control.

Figure 1: String Sectors



III. DAQ BOARDS AND NETWORK TOPOLOGY

A. The Main Board

As stated in the previous section, the main DAQ board must carry out the tasks of both DAQ and slow control. The design uses an embedded, low-consumption processor of the PowerPC MPC860 family [3] for software and communication tasks, leaving to a firmware component of the Xilinx VirtexII family the readout of the ARS1 digitizer chips. The MPC860P runs at a maximum clock of 80 MHz and dissipates about 800 mW. It integrates one 100 Mb/s Ethernet port, four other serial I/O ports and a bus arbiter. The slow control task uses the serial ports to carry out all the

management of the LCM boards through the specific backplane. The whole detector features 12 lines of 25 LCMs, which means that the ANTARES 0.1 km² project includes ~ 300 underwater embedded processing nodes.




Figure 2: Main Board Block Diagram

As summarized in Fig.2, the data coming from the six ARS1 chips of the LCM is readout, partially formatted and stored in the board's SDRAM by the FPGA. Some 16 MB of the board's 64 MB of SDRAM is used to store the real-time operating system (RTOS) and the DAQ and slow control applications; the remaining memory space is used to absorb the data flow. The memory bandwidth is over 100 MB/s. Together, the array of ARS1 chips can produce data at a maximum rate of 150 Mb/s; the SDRAM can therefore store ~ 2.5 seconds of data coming from a high intensity bioluminescence burst. The whole main board's measured consumption is less than 5 W and its MTBF expected to be of at least 300 000 hours.

B. The Switch Board

As described in section I.B.1, the data of each sector is concentrated in the so-called "master LCM" before being set to shore through DWDM. The data concentrator is based on two COTS Ethernet switch chips: the Allayer AL121 and AL1022 [8], [9]. The switch board features 5 Fast Ethernet 100 Mb/s ports and one 1000 Mb/s ports,¹ allowing for the transparent routing of the data coming from the five 100 Mb/s ports of a sector. The typical dissipation of this board is less than 8 W.

C. Topology

The ANTARES detector is made of a great number of detecting nodes spread over a large geographical area (in this case, a volume of ~ 30000000 m³). A physical event is defined as light detected in synchronized time windows, which means that logically, the data corresponding to one event is originally spread out over the detector and must be grouped together to form one complete event packet. This regrouping is called the "event building," and just like most HEP experiments, the ANTARES DAQ system must achieve such an event building. The rebuilt event must then undergo an "L3 trigger," i.e. a

¹ The chips allow a maximum of eight 100 Mb/s and two 1000 Mb/s ports.

real-time analysis that determines whether the corresponding data is of physical interest (and should therefore be stored on tape) or not (and should be dumped).

1) The Onshore Processing Farm and the Network Structure

The expected total data flow (~6 Gb/s) cannot be coped with using a single computer. Consequently, a scalable processor farm of some 20 Linux PCs with Gigabit Ethernet connection handles the onshore processing. Therefore, as shown in Fig.3, a full 60x20 switch must route the data coming from the 60 sectors' Gigabit Ethernet connections to the farm workstations.

2) Intelligent DAQ Processing to Avoid Congestion

The main weakness of such network architecture resides at the output ports of the sector switches. Indeed, since the sector switches are used as data concentrators (to minimize the number of fibers) an overflow of a Gigabit output port due to the communication between *one* LCM-PC pair is liable to block all communications between the LCMs of the same sector and the PC farm. This type of congestion is commonly known as "head-of-line blocking." We must therefore guarantee that no backpressure due to an LCM-PC communication will ever propagate through the switches. This entails that the data flow at the output of each LCM must be controlled and monitored, which is another reason for having some processing intelligence inside each LCM node.




Figure 3: Network Architecture

IV. THE OFF-SHORE DAQ SOFTWARE

With ~300 offshore processing nodes and ~20 onshore workstations, the ANTARES Trigger/DAQ application is clearly a massively distributed system. To enforce a coherent development and produce intelligible and maintainable software, we must adopt a methodology that encourages modularity and separation of concerns, hence our decision to design the system using the object paradigm and base as much as possible the specification of interfaces and architecture on industry standards. The programming language used are C++ for the real-time software and Java for less time-critical code. As a matter of fact, we contemplated the use of Java even for the real-time code but we eventually considered that it has not yet achieved enough maturity in the real-time market.

To tackle the distribution problem at the network level both

for slow-control and data acquisition, we are using a C++ enhanced version of the HEP communications middleware ControlHost developed by Caspur Institute. The enhancements include porting on the VxWorks real time operating system and multithread, multiconnection processes. The use of such a middleware greatly simplifies networking as it allows developers to avoid the hassle of socket management.

Separating concerns allows for specific optimization of critical modules. Contrary to the widespread belief that modularity decreases performance, studies have shown **Error! Reference source not found.** that complex systems that have a modular design are also those that display the best performance, because modularity allows for specific, localized optimization.

The robustness and overall quality of the software system depends on the modularity of the architecture. As the system is embedded and remote, late debugging would have been at least unpractical, and the important size of the system does not allow for frequent resets without entailing non-negligible time costs. As a consequence, the offshore software has to be very reliable and at the same time flexible enough to allow for enhancements, especially in order to tackle unpredicted obstacles. Apart from intensive testing before deployment, such reliability standards can be met through a careful design of the software architecture.

To support a global understanding of the software and the development of simple and modular patterns without unnecessary code details getting in the way of intelligibility, we have used UML as modelling language, which is today's industry standard notation used for architecture design, design pattern description and system specification. To enforce as rigorously as possible the conformity of the code to the UML specification, a UML code generation tool has been used [10].

Moreover, we have begun a more general reflection (materialized as a methodological framework) on design and distribution patterns in HEP Trigger/DAQ system design [10]. This reflection uses genericity and separation of concern as a methodological for producing application-independent code modules that are reusable, such as the code realizing patterns for hardware/software communication. Some elements of code-generation have also been tried out but as of today, they are not mature enough for actual code production. The design of the ANTARES offshore DAQ has clearly benefited from the use of these concepts by gaining in intelligibility, performance and reusability.

V. CONCLUSION: SYSTEM DESIGN FOR HEP

The ANTARES offshore DAQ is an illustration of the difficulties encountered in HEP Trigger/DAQ design although some challenges are specific to the experiment's environment. It cumulates massive distribution, embedded constraints, large data flow and extensive real-time processing. It has been an occasion to put into practice a number of design principles that we believe as being good practice. The core of our

methodology is 1) the design of modular architectures through separation of concerns, and 2) the maximization of maintainability through the use of industry standards and non-proprietary COTS.

A. Separation of Concerns

We believe that a quality design practice should explicitly distinguish functional system specifications from implementation decisions. For instance, how the system is deployed, what is implemented in hardware and how objects communicate within the system must be separate questions from what functions the system must ultimately achieve [10]. To actually enforce such a design practice without imposing awkward procedures to designers and developers, we recommend 1) the use of industry standard notations and languages such as the UML and 2) the model-driven engineering paradigm and the use of automatic model transformation and code generation tools [11].

B. Non-proprietary COTS

It is well known that cost-effective design and maintenance avoids re-inventing the wheel through the use of COTS software and hardware components. However, an indiscriminate use of COTS might lead to impasses and become an obstacle to maintainability especially concerning software. It is particularly the case when COTS means dependency towards a specific vendor. HEP experiments are long-term projects that are bound to make use of the maintenance and evolution efforts of the electronics and software industry, they cannot afford to see their evolution disrupted because a vendor loses interest or ceases to exist. Source code availability, for instance, can prevent COTS software from becoming an obstacle to evolution and optimization, and the present trend towards open source software is, we believe, a positive direction.

REFERENCES

- [1] The ANTARES Collaboration, "A deep sea telescope for high energy neutrinos - Proposal for a 0.1 km² detector," May 1999, obtained at website <http://antares.in2p3.fr>
- [2] D. Lachartre, F. Feinstein, "ASICs for ANTARES offshore electronics," accepted for publication by *NIM*, December 2000, obtained at website http://antares2.in2p3.fr/Publications/conferences/2000/unreg_Lachartre_1999.pdf
- [3] Motorola, "MPC860 PowerQUICC User's Manual 07/98 REV.1," obtained at website <http://www.mot.com/SPS/RISC/netcomm/docs/pubs>
- [4] Altera, "APEX20K programmable logic device family data sheet March 2000 v.2.06," obtained at website <http://www.altera.com/html/literature/la20k.html>
- [5] A. Karle et al., "Observation of high energy atmospheric neutrinos with AMANDA," obtained at website <http://area51.berkeley.edu/manuscripts>
- [6] I.A. Belolaptikov et al., "The Lake Baikal Deep Underwater Detector," *Nuclear Physics B* (Proc. Suppl.), vol. 19B p.388, 1991.
- [7] I.A. Belolaptikov et al., "The Lake Baikal Neutrino Project," *Proceedings of the Third International Workshop on Neutrino Telescopes*, p.365, Venice Italy, 1991.
- [8] Allayer, "AL121 8-port RoX-II Switch IC Product Brief," obtained at website <http://www.allayer.com/products.html#Datasheets>
- [9] Allayer, "AL1022 Dual-port Gigabit Ethernet Switch IC Product Brief," obtained at website <http://www.allayer.com/products.html#Datasheets>
- [10] S. Anvar, F. Terrier, "A Design Framework for Distributed Data Acquisition and Triggering Systems in High Energy Physics Experiments," accepted for publication in the *Proceeding of the 2000 IEEE Nuclear Science Symposium and Medical Imaging Conference*, October 2000.
- [11] The OMG Model Driven Architecture, <http://www.omg.org/mda/>